DAC5674IPHPG4【PDF 22/39 页】IC DAC 14BIT 400MSPS 48-HTQFP

DAC5674

SLWS148A SEPTEMBER 2003 REVISED OCTOBER 2005

www.ti.com

IOUT1

4:1

IOUT2

100

RLOAD

AGND

Figure 36. Driving a Doubly Terminated 50-

Cable Using a 4:1 Impedance Ratio Transformer

IOUT1

IOUT2

RLOAD

AGND

Figure 37. Driving a Doubly Terminated 50-

Cable Using Single-Ended Output

Sleep Mode

The DAC5674 features a power-down mode that turns off the output current and reduces the supply current

to less than 5 mA over the supply range of 3 V to 3.6 V and temperature range. The power-down mode is

activated by applying a logic level 1 to the SLEEP pin (e.g., by connecting pin SLEEP to AVDD). An internal

pulldown circuit at node SLEEP ensures that the DAC5674 is enabled if the input is left disconnected. Power-up

and power-down activation times depend on the value of external capacitor at node EXTIO. For a nominal

capacitor value of 0.1-

F power-down takes less than 5 s, and power-up takes approximately 3 ms. With

external reference, power up takes 10

s; power down remains the same.

DAC5674 Evaluation Board

A combo EVM board is available for the DAC5674 digital-to-analog converter for evaluation. This board allows

the user the flexibility to operate the DAC5674 in various configurations. Possible output configurations include

transformer coupled, resistor terminated, inverting/noninverting and differential amplifier outputs. The digital

inputs are designed to interface with a TMS320 DSP SDK or to be driven directly from various pattern

generators with the onboard option to add a resistor network for proper load termination. See the DAC5674 EVM

User’s Guide (SWRU007) for more information.

发布紧急采购，3分钟左右您将得到回复。

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购